



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/777,611

02/12/2004

Andrew W. Martwick

42P6731C

4633

8791

7590

08/15/2006

BLAKELY SOKOLOFF TAYLOR & ZAFMAN  
12400 WILSHIRE BOULEVARD  
SEVENTH FLOOR  
LOS ANGELES, CA 90025-1030

EXAMINER

PARK, ILWOO

ART UNIT

PAPER NUMBER

2182

DATE MAILED: 08/15/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/777,611

Applicant(s)

MARTWICK, ANDREW W.

Examiner

Ilwoo Park

Art Unit

2182

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 02 June 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-34 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-9, 11-19, 21-29, 31-34 is/are rejected.
- 7) ☒ Claim(s) 10, 20 and 30 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

### DETAILED ACTION

1. Claims 1, 11, and 21 are amended and claims 31-34 are added in response to the last office action. Claims 1-34 are presented for examination.
2. Cooper et al., Davis, and Tanaka et al. were cited in the last office action.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1, 11, 21, and 31-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cooper et al. [US patent No. 5,805,882] in view of Davis [US patent No. 5,844,986].

As to claims 1 and 11, Cooper et al teach a method and an apparatus comprising:

receiving [routine for the microcontroller 174 to receive and parse commands and data necessary to update the flash ROM 122 in col. 11, lines 19-37] a programming information to update a firmware device [flash ROM 122] autonomously without [col. 3, lines 18-26] intervention of a processor [CPU 100 in fig. 1], the firmware device separated from the processor, containing a boot code [BIOS in col. 5, lines 32-35; col. 9, lines 48-52] for the processor from a communication interface [e.g., parallel port 180]; and

parsing [col. 11, lines 19-37; fig. 10B] the programming information into control commands and program data by a parser.

Art Unit: 2182

Though Cooper et al, as seen in figs. 1 and 2, teach that the firmware device is only and directly connected to a chipset [mobile super I/O (MSIO) 120] and is only accessible through the chipset, Cooper et al do not teach the firmware device is in the chipset. Davis teaches a firmware device [non-volatile memory 42 in the form of field updatable BIOS flash memory in col. 1, lines 39-67 and fig.1] containing a boot code [BIOS boo-up firmware] for a processor [host processor 30] within a chipset [cryptographic coprocessor in col. 3, lines 10-24] separated from the processor.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teachings of Cooper et al and Davis because they both teach a field updatable firmware device containing a boot code for a processor accessing the boot code through a chipset and the Davis' teaching of a firmware device included within a chipset would increase efficiency by reducing space rather than two separate chips of Cooper et al's portable computer.

5. As to claim 21, Cooper et al teach a system comprising:

a processor [CPU 100];

a firmware device [flash ROM 122]; and

a self-update firmware controller [MSIO 120] coupled to the firmware device to self update the firmware device, the controller comprising:

a communication interface to receive [col. 11, lines 19-37] programming information to update the firmware device autonomously without [col. 3, lines 18-26] intervention of the processor, the firmware device separated from the processor, containing a boot code [col. 5, lines 32-35; col. 9, lines 48-52] for the processor, and

a parser coupled to the communication interface to parse [col. 11, lines 19-37; fig. 10B] the programming information into control commands and program data.

Though Cooper et al, as seen in figs. 1 and 2, teach that the firmware device is only and directly connected to a chipset [mobile super I/O (MSIO) 120] and is only accessible through the chipset, Cooper et al do not teach the firmware device is in the chipset. Davis teaches a firmware device [non-volatile memory 42 in the form of field updatable BIOS flash memory in col. 1, lines 39-67 and fig.1] containing a boot code [BIOS boot-up firmware] for a processor [host processor 30] within a chipset [cryptographic coprocessor in col. 3, lines 10-24] separated from the processor.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teachings of Cooper et al and Davis because they both teach a field updatable firmware device containing a boot code for a processor accessing the boot code through a chipset and the Davis' teaching of a firmware device included within a chipset would increase efficiency by reducing space rather than two separate chips of Cooper et al's portable computer.

6. As to claims 31 and 33, Cooper et al teach a method and an apparatus comprising:

selecting [col. 7, lines 38-54] a source from a communication interface [e.g., parallel port 180] to provide programming information to update a firmware device [flash ROM 122] and an input and output (I/O) channel [col. 7, lines 41-44] to provide normal information for a normal operation, separate from a processor [CPU 100 in fig. 1], containing a boot code [BIOS in col. 5, lines 32-35; col. 9, lines 48-52] for the processor, the source providing input data [col. 11, lines 21-26]; and

parsing [col. 11, lines 19-37; fig. 10B] the programming information into control commands and program data if the input data contains a self-update identifier [flash programming protocol sequence in col. 11, lines 21-26].

Though Cooper et al, as seen in figs. 1 and 2, teach that the firmware device is only and directly connected to a chipset [mobile super I/O (MSIO) 120] and is only accessible through the chipset, Cooper et al do not teach the firmware device is in the chipset. Davis teaches a firmware device [non-volatile memory 42 in the form of field updatable BIOS flash memory in col. 1, lines 39-67 and fig.1] containing a boot code [BIOS boo-up firmware] for a processor [host processor 30] within a chipset [cryptographic coprocessor in col. 3, lines 10-24] separated from the processor.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teachings of Cooper et al and Davis because they both teach a field updatable firmware device containing a boot code for a processor accessing the boot code through a chipset and the Davis' teaching of a firmware device included within a chipset would increase efficiency by reducing space rather than two separate chips of Cooper et al's portable computer.

7. As to claims 32 and 34, Cooper et al teach selecting the source from the communication interface upon reset [col. 9, lines 22-30].

8. Claims 2-9, 12-19, and 22-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cooper et al and Davis as applied to claims 1, 11, and 21 above, and further in view of Tanaka et al., US patent No. 6,266,810.

As to claims 2, 12, and 22, Cooper et al and Davis teach programming the firmware device based on the control commands by control logic circuit [mobile super I/O

Art Unit: 2182

120 of Cooper et al]. However, Cooper et al and Davis do not explicitly disclose a buffer to store the program data to be written into the firmware device.

Tanaka et al teach a buffer [col. 4, lines 40-45] to store a program data to be written into a firmware device [flash ROM 101].

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include the Tanaka et al's teaching of the buffer to store the program data to be written into the firmware device in order to increase flexibility in timing for programming the firmware device of Cooper et al and Davis.

9. As to claims 3, 13, and 23, Cooper et al teach providing the programming information to the parser by a source selector [fig. 2; col. 7, lines 38-54].

10. As to claims 4, 14, and 24, Cooper et al teach selecting one of the programming information [col. 7, lines 38-54] from the communication interface and an input and output (I/O) channel data [col. 7, lines 41-44] by a multiplexor [multiplexor 178].

11. As to claims 5, 15, and 25, Cooper et al teach erasing [col. 13, lines 51-54] the firmware device by an erase control circuit and Tanaka teaches writing [col. 4, lines 35-39] to the firmware device using the program data in the buffer by a write control circuit.

12. As to claims 6, 16, and 26, Cooper et al teach generating the control commands based on the parsed programming information by a state machine [col. 11, lines 19-37; fig. 10B], the control commands including [col. 13, lines 46-54] at least an erase command and a write command.

13. As to claims 7, 17, and 27, Cooper et al teach the programming information includes at least a self-update identifier [col. 12, line 61-col. 13, line 3], program parameters [col. 14, lines 6-8], and program data [col. 14, lines 15-16].

Art Unit: 2182

14. As to claims 8, 18, and 28, Cooper et al teach recognizing [col. 12, line 61-col. 13, line 3] the self-update identifier, reading [col. 14, lines 6-8] the program parameters including at least erase, and write addresses and generating an erase command to the erase control circuit to a block [col. 13, lines 20-32] in the firmware device at the erase address, and Tanaka et al teach generating a buffer write command to write [col. 4, lines 40-45] the program data into the buffer and generating a write command to the write control circuit to the program data in the buffer to the firmware device at the write address [col. 4, lines 35-39].

15. As to claims 9, 19, and 29, Cooper et al and Davis do not disclose converting serial data [packet] into the programming information by a serial to parallel converter; in fact, Cooper et al and Davis teach receiving the programming information in parallel form through the parallel communication interface. Tanaka et al implicitly teach converting serial data [packet stream] into the programming information by a serial to parallel converter. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include Tanaka et al's teaching of receiving and converting serial data into the programming information by a serial to parallel converter in order to increase flexibility by adapting prevalent serial interface.

***Allowable Subject Matter***

16. Claims 10, 20, and 30 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.



***Response to Arguments***

17. Applicant's arguments filed 6/2/2006 have been fully considered but they are not persuasive. In the remarks, the applicant argues in substance that neither of Cooper nor Davis teaches updating autonomously without intervention of an external processor. For this point, the Examiner respectfully disagrees; Cooper clearly teaches the updating is done by the microcontroller 174 autonomously without intervention of an external processor [CPU 100] even if the computer system is unable to boot up because of the corruption of the flash ROM [see col. 3, lines 5-26; abstract].

***Conclusion***

18. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ilwoo Park whose telephone number is (571) 272-4155.

Art Unit: 2182

The examiner can normally be reached on Monday through Friday from 9:00 AM to 5:30 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Huynh can be reached on (571) 272-4147. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**ILWOO PARK**  
**PRIMARY EXAMINER**



Ilwoo Park

August 10, 2006